

Rev. 02 — 12 July 2007

**Product data sheet** 

## 1. Product profile

## 1.1 General description

N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.

## **1.2 Features**

	<ul> <li>Profile 55 % lower than SOT23</li> <li>Low on-state resistance</li> <li>Leadless package</li> </ul>	<ul> <li>Footprint 90 % smaller than SOT23</li> <li>Fast switching</li> <li>Standard level compatible threshold</li> </ul>
1.3	Applications	
	Driver circuits	Load switching in portable appliances
1.4	Quick reference data	
	■ $V_{DS} \le 60 \text{ V}$ ■ $R_{DSon} \le 900 \text{ m}\Omega$	■ $I_D \le 1.22 \text{ A}$ ■ $P_{tot} \le 2.50 \text{ W}$
	$\blacksquare \text{ IND Sou} = 300 \text{ HIZZ}$	$\bullet$ $t_{tot} \simeq 2.30$ VV

## 2. Pinning information

Table 1.	Pinning		
Pin	Description	Simplified outline	Symbol
1	gate (G)		_
2	source (S)		
3	drain (D)	2	
		Transparent top view	
		SOT883 (SC-101)	mbb076 Ś



## 3. Ordering information

Table 2.         Ordering information				
Type number	Package			
	Name	Description	Version	
PMZ760SN	SC-101	leadless ultra small plastic package; 3 solder lands; body $1.0 \times 0.6 \times 0.5 \text{ mm}$	SOT883	

## 4. Limiting values

#### CAUTION



This device is sensitive to ElectroStatic Discharge (ESD). Observe precautions for handling electrostatic sensitive devices.

Such precautions are described in the ANSI/ESD S20.20, IEC/ST 61340-5, JESD625-A or equivalent standards.

#### Table 3. Limiting values


In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>DS</sub>	drain-source voltage	$25 \text{ °C} \le T_j \le 150 \text{ °C}$	-	60	V
V <sub>DGR</sub>	drain-gate voltage (DC)	25 °C $\leq$ T_j $\leq$ 150 °C; R_{GS} = 20 k $\Omega$	-	60	V
V <sub>GS</sub>	gate-source voltage		-	±20	V
I <sub>D</sub>	drain current	$T_{mb}$ = 25 °C; $V_{GS}$ = 10 V; see <u>Figure 2</u> and <u>3</u>	-	1.22	А
		$T_{mb}$ = 100 °C; $V_{GS}$ = 10 V; see Figure 2	-	0.77	А
I <sub>DM</sub>	peak drain current	$T_{mb}$ = 25 °C; pulsed; $t_p \leq$ 10 $\mu s;$ see Figure 3	-	2.44	А
P <sub>tot</sub>	total power dissipation	T <sub>mb</sub> = 25 °C; see <u>Figure 1</u>	-	2.50	W
T <sub>stg</sub>	storage temperature		-55	+150	°C
Tj	junction temperature		-55	+150	°C
Source-	drain diode				
I <sub>S</sub>	source current	T <sub>mb</sub> = 25 °C	-	1.22	А
I <sub>SM</sub>	peak source current	$T_{mb}$ = 25 °C; pulsed; $t_p \leq$ 10 $\mu s$	-	2.44	А
Electros	tatic discharge				
V <sub>esd</sub>	electrostatic discharge voltage	all pins			
		human body model; C = 100 pF; R = 1.5 k $\Omega$	-	95	V
		machine model; C = 200 pF	-	50	V

### **NXP Semiconductors**

# PMZ760SN

#### N-channel TrenchMOS standard level FET




PMZ760SN 2

# 5. Thermal characteristics

Table 4.	Thermal	characteristics
Table 4.	Inernal	characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R <sub>th(j-sp)</sub>	thermal resistance from junction to solder point	see Figure 4	-	-	50	K/W
R <sub>th(j-a)</sub>	thermal resistance from junction to ambient		<u>[1]</u> _	670	-	K/W


[1] Mounted on a printed-circuit board; vertical in still air.



# 6. Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static ch	aracteristics					
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	$I_D = 10 \ \mu A; \ V_{GS} = 0 \ V$				
		T <sub>j</sub> = 25 °C	60	-	-	V
		$T_j = -55 \ ^{\circ}C$	55	-	-	V
V <sub>GS(th)</sub>	gate-source threshold voltage	$I_D = 0.25$ mA; $V_{DS} = V_{GS}$ ; see Figure 9 and 10				
		T <sub>j</sub> = 25 °C	1	2	3	V
		T <sub>j</sub> = 150 °C	0.6	-	-	V
		$T_j = -55 \ ^{\circ}C$	-	-	3.5	V
I <sub>DSS</sub>	drain leakage current	$V_{DS} = 60 \text{ V}; V_{GS} = 0 \text{ V}$				
		T <sub>j</sub> = 25 °C	-	-	1	μΑ
		T <sub>j</sub> = 150 °C	-	-	100	μΑ
I <sub>GSS</sub>	gate leakage current	$V_{GS} = \pm 20 \text{ V}; V_{DS} = 0 \text{ V}$	-	10	100	nA
R <sub>DSon</sub>	drain-source on-state resistance	$V_{GS}$ = 10 V; $I_{D}$ = 0.3 A; see <u>Figure 6</u> and <u>8</u>				
		T <sub>j</sub> = 25 °C	-	760	900	mΩ
		T <sub>j</sub> = 150 °C	-	1400	1665	$m\Omega$
		$V_{GS}$ = 4.5 V; $I_{D}$ = 0.075 A; see Figure 6 and 8	-	1100	1600	mΩ
Dynamic	characteristics					
Q <sub>G(tot)</sub>	total gate charge	$I_D = 1 \text{ A}; V_{DS} = 30 \text{ V}; V_{GS} = 10 \text{ V};$	-	1.05	-	nC
$Q_{GS}$	gate-source charge	see Figure 11 and 12	-	0.2	-	nC
$Q_{GD}$	gate-drain charge		-	0.22	-	nC
V <sub>GS(pl)</sub>	gate-source plateau voltage		-	4	-	V
C <sub>iss</sub>	input capacitance	$V_{GS} = 0 V; V_{DS} = 30 V; f = 1 MHz;$	-	23	-	pF
C <sub>oss</sub>	output capacitance	see Figure 14	-	4.8	-	pF
C <sub>rss</sub>	reverse transfer capacitance		-	3.4	-	pF
t <sub>d(on)</sub>	turn-on delay time	$V_{\text{DS}}$ = 30 V; $\text{R}_{\text{L}}$ = 15 $\Omega;$ $V_{\text{GS}}$ = 10 V; $\text{R}_{\text{G}}$ = 6 $\Omega$	-	2	-	ns
t <sub>r</sub>	rise time		-	4	-	ns
t <sub>d(off)</sub>	turn-off delay time		-	5	-	ns
t <sub>f</sub>	fall time		-	2.2	-	ns
Source-o	Irain diode					
V <sub>SD</sub>	source-drain voltage	$I_S = 0.3 \text{ A}; V_{GS} = 0 \text{ V}; \text{ see } \frac{\text{Figure } 13}{100000000000000000000000000000000000$	-	0.83	1.2	V

#### N-channel TrenchMOS standard level FET




PMZ760SN 2

## **NXP Semiconductors**

# PMZ760SN


#### N-channel TrenchMOS standard level FET



## **NXP Semiconductors**


# PMZ760SN

### N-channel TrenchMOS standard level FET



N-channel TrenchMOS standard level FET


## 7. Package outline



#### Fig 15. Package outline SO883 (SC-101)

#### N-channel TrenchMOS standard level FET

# 8. Soldering



# 9. Revision history

Table 6. Revision h	istory				
Document ID	Release date	Data sheet status	Change notice	Supersedes	
PMZ760SN _2	20070712	Product data sheet	-	PMZ760SN_01	
Modifications:	<ul> <li>The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors.</li> <li>Legal texts have been adapted to the new company name where appropriate.</li> </ul>				
		<pre>updates and corrections ha ve been replaced, including</pre>		ut the data sheet, and all tbd ure 5, Figure 6, and	
PMZ760SN_01 (9397 750 11143)	20030224	Objective data sheet	-	-	

# **10. Legal information**

## **10.1** Data sheet status

Document status[1][2]	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

### **10.2 Definitions**

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

## **10.3 Disclaimers**

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of a NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

## 10.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

TrenchMOS - is a trademark of NXP B.V.

## **11. Contact information**

For additional information, please visit: http://www.nxp.com

For sales office addresses, send an email to: salesaddresses@nxp.com

#### N-channel TrenchMOS standard level FET

## **12. Contents**

1	Product profile 1
1.1	General description
1.2	Features
1.3	Applications 1
1.4	Quick reference data 1
2	Pinning information 1
3	Ordering information 2
4	Limiting values 2
5	Thermal characteristics 4
6	Characteristics 5
7	Package outline 9
8	Soldering 10
9	Revision history 11
10	Legal information 12
10.1	Data sheet status 12
10.2	Definitions 12
10.3	Disclaimers
10.4	Trademarks 12
11	Contact information 12
12	Contents 13

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2007.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 12 July 2007 Document identifier: PMZ760SN\_2

